




# Sierra Components, Inc.

2222 Park Place Building 3 Suite E • Minden, Nevada 89423

Phone: 775.783.4940 Fax: 775.783.4947

Chip back potential is the level which bulk silicon is maintained by on-chip connection, or it is the level to which the chip back must be connected when specifically stated below. If no potential is given the chip back should be isolated.



### PIN/PAD FUNCTION:

- |                  |          |
|------------------|----------|
| 1. IN 1          | 9. IN 3  |
| 2. D 1           | 10. D 3  |
| 3. S 1           | 11. S 3  |
| 4. V-(substrate) | 12. GND  |
| 5. GND           | 13. V+   |
| 6. S 4           | 14. S 2  |
| 7. D 4           | 15. D 2  |
| 8. IN 4          | 16. IN 2 |

**Topside Metal: Al**  
**Backside: Si**  
**Backside Potential: -**  
**Mask Ref: -**  
**Bond Pads: .004" min.**

**APPROVED BY: CD**

**MFG: Siliconix**

**DIE SIZE: .072" x .069"**

**THICKNESS: -**

**DATE: 7/19/02**

**P/N: DG541**